ARM® CoreLink™ DMC-520 Dynamic Memory Controller Technical Reference Manual

Revision r0p1


Table of Contents

Preface
About this book
Product revision status
Intended audience
Using this book
Additional reading
Feedback
Feedback on this product
Feedback on content
1 Introduction
1.1 About the product
1.2 DMC-520 compliance
1.3 Features
1.4 Interfaces
1.5 Configurable options
1.6 Test features
1.7 Product documentation and design flow
1.8 Product revisions
2 Functional Description
2.1 About the functions
2.2 Clocking and resets
2.3 Interfaces
2.3.1 System Interface
2.3.2 Programming Interface
2.3.3 PHY interface
2.3.4 Profile and Debug interface
2.3.5 Low-power Clock Control interface
2.3.6 Abort interface
2.4 Constraints and limitations of use
2.5 System address conversion
3 Programmers Model
3.1 About this programmers model
3.2 Register summary
3.3 Register descriptions
3.3.1 memc_status
3.3.2 memc_config
3.3.3 memc_cmd
3.3.4 address_control_next
3.3.5 decode_control_next
3.3.6 address_map_next
3.3.7 low_power_control_next
3.3.8 turnaround_control_next
3.3.9 hit_turnaround_control_next
3.3.10 qos_class_control_next
3.3.11 escalation_control_next
3.3.12 qv_control_31_00_next
3.3.13 qv_control_63_32_next
3.3.14 rt_control_31_00_next
3.3.15 rt_control_63_32_next
3.3.16 timeout_control_next
3.3.17 credit_control_next
3.3.18 write_priority_control_31_00_next
3.3.19 write_priority_control_63_32_next
3.3.20 queue_threshold_control_31_00_next
3.3.21 queue_threshold_control_63_32_next
3.3.22 memory_address_max_31_00_next
3.3.23 memory_address_max_43_32_next
3.3.24 access_address_min0_31_00_next
3.3.25 access_address_min0_43_32_next
3.3.26 access_address_max0_31_00_next
3.3.27 access_address_max0_43_32_next
3.3.28 access_address_min1_31_00_next
3.3.29 access_address_min1_43_32_next
3.3.30 access_address_max1_31_00_next
3.3.31 access_address_max1_43_32_next
3.3.32 access_address_min2_31_00_next
3.3.33 access_address_min2_43_32_next
3.3.34 access_address_max2_31_00_next
3.3.35 access_address_max2_43_32_next
3.3.36 access_address_min3_31_00_next
3.3.37 access_address_min3_43_32_next
3.3.38 access_address_max3_31_00_next
3.3.39 access_address_max3_43_32_next
3.3.40 access_address_min4_31_00_next
3.3.41 access_address_min4_43_32_next
3.3.42 access_address_max4_31_00_next
3.3.43 access_address_max4_43_32_next
3.3.44 access_address_min5_31_00_next
3.3.45 access_address_min5_43_32_next
3.3.46 access_address_max5_31_00_next
3.3.47 access_address_max5_43_32_next
3.3.48 access_address_min6_31_00_next
3.3.49 access_address_min6_43_32_next
3.3.50 access_address_max6_31_00_next
3.3.51 access_address_max6_43_32_next
3.3.52 access_address_min7_31_00_next
3.3.53 access_address_min7_43_32_next
3.3.54 access_address_max7_31_00_next
3.3.55 access_address_max7_43_32_next
3.3.56 channel_status
3.3.57 direct_addr
3.3.58 direct_cmd
3.3.59 dci_replay_type_next
3.3.60 dci_strb
3.3.61 dci_data
3.3.62 refresh_control_next
3.3.63 memory_type_next
3.3.64 feature_config
3.3.65 nibble_failed_031_000
3.3.66 nibble_failed_063_032
3.3.67 nibble_failed_095_064
3.3.68 nibble_failed_127_096
3.3.69 queue_allocate_control_031_000
3.3.70 queue_allocate_control_063_032
3.3.71 queue_allocate_control_095_064
3.3.72 queue_allocate_control_127_096
3.3.73 ecc_errc_count_31_00
3.3.74 ecc_errc_count_63_32
3.3.75 ecc_errd_count_31_00
3.3.76 ecc_errd_count_63_32
3.3.77 ram_err_count
3.3.78 link_err_count
3.3.79 scrub_control0_next
3.3.80 scrub_address_min0_next
3.3.81 scrub_address_max0_next
3.3.82 scrub_control1_next
3.3.83 scrub_address_min1_next
3.3.84 scrub_address_max1_next
3.3.85 scrub_control2_next
3.3.86 scrub_address_min2_next
3.3.87 scrub_address_max2_next
3.3.88 scrub_control3_next
3.3.89 scrub_address_min3_next
3.3.90 scrub_address_max3_next
3.3.91 scrub_control4_next
3.3.92 scrub_address_min4_next
3.3.93 scrub_address_max4_next
3.3.94 scrub_control5_next
3.3.95 scrub_address_min5_next
3.3.96 scrub_address_max5_next
3.3.97 scrub_control6_next
3.3.98 scrub_address_min6_next
3.3.99 scrub_address_max6_next
3.3.100 scrub_control7_next
3.3.101 scrub_address_min7_next
3.3.102 scrub_address_max7_next
3.3.103 feature_control_next
3.3.104 mux_control_next
3.3.105 rank_remap_control_next
3.3.106 scrub_control_next
3.3.107 t_refi_next
3.3.108 t_rfc_next
3.3.109 t_mrr_next
3.3.110 t_mrw_next
3.3.111 t_rdpden_next
3.3.112 t_rcd_next
3.3.113 t_ras_next
3.3.114 t_rp_next
3.3.115 t_rpall_next
3.3.116 t_rrd_next
3.3.117 t_act_window_next
3.3.118 t_rtr_next
3.3.119 t_rtw_next
3.3.120 t_rtp_next
3.3.121 t_wr_next
3.3.122 t_wtr_next
3.3.123 t_wtw_next
3.3.124 t_xmpd_next
3.3.125 t_ep_next
3.3.126 t_xp_next
3.3.127 t_esr_next
3.3.128 t_xsr_next
3.3.129 t_esrck_next
3.3.130 t_ckxsr_next
3.3.131 t_cmd_next
3.3.132 t_parity_next
3.3.133 t_zqcs_next
3.3.134 t_rddata_en_next
3.3.135 t_phyrdlat_next
3.3.136 t_phywrlat_next
3.3.137 rdlvl_control_next
3.3.138 rdlvl_mrs_next
3.3.139 t_rdlvl_en_next
3.3.140 t_rdlvl_rr_next
3.3.141 wrlvl_control_next
3.3.142 wrlvl_mrs_next
3.3.143 t_wrlvl_en_next
3.3.144 t_wrlvl_ww_next
3.3.145 phy_power_control_next
3.3.146 t_lpresp_next
3.3.147 phy_update_control_next
3.3.148 odt_timing_next
3.3.149 odt_wr_control_31_00_next
3.3.150 odt_wr_control_63_32_next
3.3.151 odt_rd_control_31_00_next
3.3.152 odt_rd_control_63_32_next
3.3.153 temperature_readout
3.3.154 training_status
3.3.155 update_status
3.3.156 dq_map_control_15_00_next
3.3.157 dq_map_control_31_16_next
3.3.158 dq_map_control_47_32_next
3.3.159 dq_map_control_63_48_next
3.3.160 dq_map_control_71_64_next
3.3.161 rank_status
3.3.162 mode_change_status
3.3.163 user_status
3.3.164 user_config0_next
3.3.165 user_config1_next
3.3.166 user_config2
3.3.167 user_config3
3.3.168 interrupt_control
3.3.169 interrupt_clr
3.3.170 interrupt_status
3.3.171 ram_ecc_errc_int_info_31_00
3.3.172 ram_ecc_errc_int_info_63_32
3.3.173 ram_ecc_errd_int_info_31_00
3.3.174 ram_ecc_errd_int_info_63_32
3.3.175 dram_ecc_errc_int_info_31_00
3.3.176 dram_ecc_errc_int_info_63_32
3.3.177 dram_ecc_errd_int_info_31_00
3.3.178 dram_ecc_errd_int_info_63_32
3.3.179 failed_access_int_info_31_00
3.3.180 failed_access_int_info_63_32
3.3.181 failed_prog_int_info_31_00
3.3.182 failed_prog_int_info_63_32
3.3.183 link_err_int_info_31_00
3.3.184 link_err_int_info_63_32
3.3.185 arch_fsm_int_info_31_00
3.3.186 arch_fsm_int_info_63_32
3.3.187 integ_cfg
3.3.188 integ_outputs
3.3.189 address_control_now
3.3.190 decode_control_now
3.3.191 address_map_now
3.3.192 low_power_control_now
3.3.193 turnaround_control_now
3.3.194 hit_turnaround_control_now
3.3.195 qos_class_control_now
3.3.196 escalation_control_now
3.3.197 qv_control_31_00_now
3.3.198 qv_control_63_32_now
3.3.199 rt_control_31_00_now
3.3.200 rt_control_63_32_now
3.3.201 timeout_control_now
3.3.202 credit_control_now
3.3.203 write_priority_control_31_00_now
3.3.204 write_priority_control_63_32_now
3.3.205 queue_threshold_control_31_00_now
3.3.206 queue_threshold_control_63_32_now
3.3.207 memory_address_max_31_00_now
3.3.208 memory_address_max_43_32_now
3.3.209 access_address_min0_31_00_now
3.3.210 access_address_min0_43_32_now
3.3.211 access_address_max0_31_00_now
3.3.212 access_address_max0_43_32_now
3.3.213 access_address_min1_31_00_now
3.3.214 access_address_min1_43_32_now
3.3.215 access_address_max1_31_00_now
3.3.216 access_address_max1_43_32_now
3.3.217 access_address_min2_31_00_now
3.3.218 access_address_min2_43_32_now
3.3.219 access_address_max2_31_00_now
3.3.220 access_address_max2_43_32_now
3.3.221 access_address_min3_31_00_now
3.3.222 access_address_min3_43_32_now
3.3.223 access_address_max3_31_00_now
3.3.224 access_address_max3_43_32_now
3.3.225 access_address_min4_31_00_now
3.3.226 access_address_min4_43_32_now
3.3.227 access_address_max4_31_00_now
3.3.228 access_address_max4_43_32_now
3.3.229 access_address_min5_31_00_now
3.3.230 access_address_min5_43_32_now
3.3.231 access_address_max5_31_00_now
3.3.232 access_address_max5_43_32_now
3.3.233 access_address_min6_31_00_now
3.3.234 access_address_min6_43_32_now
3.3.235 access_address_max6_31_00_now
3.3.236 access_address_max6_43_32_now
3.3.237 access_address_min7_31_00_now
3.3.238 access_address_min7_43_32_now
3.3.239 access_address_max7_31_00_now
3.3.240 access_address_max7_43_32_now
3.3.241 dci_replay_type_now
3.3.242 refresh_control_now
3.3.243 memory_type_now
3.3.244 scrub_control0_now
3.3.245 scrub_address_min0_now
3.3.246 scrub_address_max0_now
3.3.247 scrub_control1_now
3.3.248 scrub_address_min1_now
3.3.249 scrub_address_max1_now
3.3.250 scrub_control2_now
3.3.251 scrub_address_min2_now
3.3.252 scrub_address_max2_now
3.3.253 scrub_control3_now
3.3.254 scrub_address_min3_now
3.3.255 scrub_address_max3_now
3.3.256 scrub_control4_now
3.3.257 scrub_address_min4_now
3.3.258 scrub_address_max4_now
3.3.259 scrub_control5_now
3.3.260 scrub_address_min5_now
3.3.261 scrub_address_max5_now
3.3.262 scrub_control6_now
3.3.263 scrub_address_min6_now
3.3.264 scrub_address_max6_now
3.3.265 scrub_control7_now
3.3.266 scrub_address_min7_now
3.3.267 scrub_address_max7_now
3.3.268 feature_control_now
3.3.269 mux_control_now
3.3.270 rank_remap_control_now
3.3.271 scrub_control_now
3.3.272 t_refi_now
3.3.273 t_rfc_now
3.3.274 t_mrr_now
3.3.275 t_mrw_now
3.3.276 t_rdpden_now
3.3.277 t_rcd_now
3.3.278 t_ras_now
3.3.279 t_rp_now
3.3.280 t_rpall_now
3.3.281 t_rrd_now
3.3.282 t_act_window_now
3.3.283 t_rtr_now
3.3.284 t_rtw_now
3.3.285 t_rtp_now
3.3.286 t_wr_now
3.3.287 t_wtr_now
3.3.288 t_wtw_now
3.3.289 t_xmpd_now
3.3.290 t_ep_now
3.3.291 t_xp_now
3.3.292 t_esr_now
3.3.293 t_xsr_now
3.3.294 t_esrck_now
3.3.295 t_ckxsr_now
3.3.296 t_cmd_now
3.3.297 t_parity_now
3.3.298 t_zqcs_now
3.3.299 t_rddata_en_now
3.3.300 t_phyrdlat_now
3.3.301 t_phywrlat_now
3.3.302 rdlvl_control_now
3.3.303 rdlvl_mrs_now
3.3.304 t_rdlvl_en_now
3.3.305 t_rdlvl_rr_now
3.3.306 wrlvl_control_now
3.3.307 wrlvl_mrs_now
3.3.308 t_wrlvl_en_now
3.3.309 t_wrlvl_ww_now
3.3.310 phy_power_control_now
3.3.311 t_lpresp_now
3.3.312 phy_update_control_now
3.3.313 odt_timing_now
3.3.314 odt_wr_control_31_00_now
3.3.315 odt_wr_control_63_32_now
3.3.316 odt_rd_control_31_00_now
3.3.317 odt_rd_control_63_32_now
3.3.318 dq_map_control_15_00_now
3.3.319 dq_map_control_31_16_now
3.3.320 dq_map_control_47_32_now
3.3.321 dq_map_control_63_48_now
3.3.322 dq_map_control_71_64_now
3.3.323 user_config0_now
3.3.324 user_config1_now
3.3.325 periph_id_4
3.3.326 periph_id_0
3.3.327 periph_id_1
3.3.328 periph_id_2
3.3.329 periph_id_3
3.3.330 component_id_0
3.3.331 component_id_1
3.3.332 component_id_2
3.3.333 component_id_3
A Signal Descriptions
A.1 Signals list
B Revisions
B.1 Revisions

Release information

Document History
Issue Date Confidentiality Change
0000-00 07 March 2014 Non-Confidential First release for r0p0.
0001-00 30 September 2014 Non-Confidential First release for r0p1.

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of ARM. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.
Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.
THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.
This document may include technical inaccuracies or typographical errors.
TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to ARM’s customers is not intended to create or refer to any partnership relationship with any other company. ARM may make changes to this document at any time and without notice.
If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement covering this document with ARM, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.
Copyright © [2014], ARM Limited or its affiliates. All rights reserved.
ARM Limited. Company 02557590 registered in England.
110 Fulbourn Road, Cambridge, England CB1 9NJ.
LES-PRE-20349

Confidentiality status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.
Unrestricted Access is an ARM internal classification.

Product status

The information in this document is Final, that is for a developed product.

Web address

Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.