3.3.2 memc_config

Holds the configuration data for the DMC.

The memc_config register characteristics are:
Usage constraints
Can be read from when in ALL states. Cannot be changed.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x004
Type
Read-only
Reset
0x00000000
Width
32
The following figure shows the bit assignments.
Figure 3-2 memc_config register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:29] Reserved_6
Unused bits
[28] memory_ecc_cfg
Indicates presence of error correction code logic
[27:26] Reserved_5
Unused bits
[25:24] dmc_burst_length_cfg
Configured DMC burst length, expressed in beats of phy_data_width_cfg width
[23:19] Reserved_4
Unused bits
[18:16] queue_depth_cfg
Configured depth of the request queue, in units of DMC bursts
[15:14] Reserved_3
Unused bits
[13:12] memory_chip_selects_cfg
Configured number of memory chip (rank) selects per interface
[11:10] Reserved_2
Unused bits
[9:8] phy_data_width_cfg
Configured effective memory width, PHY interface width
[7:0] Reserved_1
Unused bits
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.