3.3.10 qos_class_control_next

Configures the priority class for each QoS encoding.

The qos_class_control_next register characteristics are:
Usage constraints
Can be read from when in ALL states. Can be written to when in ALL states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x030
Type
Read-write
Reset
0x00000FC8
Width
32
The following figure shows the bit assignments.
Figure 3-10 qos_class_control_next register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:12] Reserved_1
Unused bits
[11:8] high_high_qos_start_next
Determines the minimum Qv value mapped onto the HIGH-HIGH QoS class. The supported range for this bitfield is 0-15.
[7:4] high_qos_start_next
Determines the minimum Qv value mapped onto the HIGH QoS class. The supported range for this bitfield is 0-15.
[3:0] medium_qos_start_next
Determines the minimum Qv value mapped onto the MEDIUM QoS class. The supported range for this bitfield is 0-15.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.