3.3.11 escalation_control_next

Configures the settings for escalating the priority of entries in the queue.

The escalation_control_next register characteristics are:
Usage constraints
Can be read from when in ALL states. Can be written to when in ALL states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x034
Type
Read-write
Reset
0x00080000
Width
32
The following figure shows the bit assignments.
Figure 3-11 escalation_control_next register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:20] Reserved_3
Unused bits
[19:16] read_backlog_suppression_next
Configures the number of completed reads (as a proportion in 16ths of the queue depth) at which to stop arbitrating more reads until the system drains the fetched read data. Zero disables this feature. The supported range for this bitfield is 0-15.
[15:12] Reserved_2
Unused bits
[11:8] escalation_count_next
Program the number of escalation prescaler periods between applying escalation. Zero disables priority escalation in the queue. The supported range for this bitfield is 0-15.
[7:2] Reserved_1
Unused bits
[1:0] escalation_prescalar_next
Escalation counter prescaler.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.