3.3.12 qv_control_31_00_next

Configures the priority settings for each QoS encoding.

The qv_control_31_00_next register characteristics are:
Usage constraints
Can be read from when in ALL states. Can be written to when in ALL states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x038
Type
Read-write
Reset
0x76543210
Width
32
The following figure shows the bit assignments.
Figure 3-12 qv_control_31_00_next register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:28] qos7_priority_next
Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.
[27:24] qos6_priority_next
Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.
[23:20] qos5_priority_next
Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.
[19:16] qos4_priority_next
Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.
[15:12] qos3_priority_next
Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.
[11:8] qos2_priority_next
Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.
[7:4] qos1_priority_next
Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.
[3:0] qos0_priority_next
Program the queueing priority for requests received with this QoS value. The supported range for this bitfield is 0-15.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.