3.3.22 memory_address_max_31_00_next

Configures the address space control for the DMC default region.

The memory_address_max_31_00_next register characteristics are:
Usage constraints
Can be read from when in ALL states. Can be written to when in ALL states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x078
Type
Read-write
Reset
0x00000010
Width
32
The following figure shows the bit assignments.
Figure 3-22 memory_address_max_31_00_next register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:16] memory_address_max_31_16_next
Program to set bits[31:16] of the maximum memory address.

Note

This is the address value after address translation has been applied (if applicable).
[15:5] Reserved_1
Unused bits
[4] enable_err_response_next
Configures the response used for a request that fails address access checks.
[3] region_s_write_en_next
Enables Secure writes to the default region
[2] region_s_read_en_next
Enables Secure reads to the default region
[1] region_ns_write_en_next
Enables Non-secure writes to the default region
[0] region_ns_read_en_next
Enables Non-secure reads to the default region
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.