3.3.23 memory_address_max_43_32_next

Configures the address space control for the DMC default region.

The memory_address_max_43_32_next register characteristics are:
Usage constraints
Can be read from when in ALL states. Can be written to when in ALL states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x07C
Type
Read-write
Reset
0x00000000
Width
32
The following figure shows the bit assignments.
Figure 3-23 memory_address_max_43_32_next register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:12] Reserved_1
Unused bits
[11:0] memory_address_max_43_32_next
Program to set bits[43:32] of the maximum memory address.

Note

This is the address value after address translation has been applied (if applicable).
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.