3.3.61 dci_data

Reading from this register location returns read data received a result of a READ command. Writing to this register location sets the data to be used for direct_cmd WRITE commands. You must read or write once for each 32-bit data word of a DRAM burst.

The dci_data register characteristics are:
Usage constraints
Can be read from when in CONFIG, PAUSED or READY states. Can be written to when in CONFIG, PAUSED or READY states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x11C
Type
Read-write
Reset
0x00000000
Width
32
The following figure shows the bit assignments.
Figure 3-61 dci_data register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:0] dci_data
dci_data bitfield.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.