3.3.63 memory_type_next

Configures the DMC for the attached memory type.

The memory_type_next register characteristics are:
Usage constraints
Can be read from when in ALL states. Can be written to when in ALL states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x128
Type
Read-write
Reset
0x00000101
Width
32
The following figure shows the bit assignments.
Figure 3-63 memory_type_next register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:18] Reserved_5
Unused bits
[17:16] memory_bank_groups_next
Program to configure the number of bank groups in the attached memory device
[15:10] Reserved_4
Unused bits
[9:8] memory_device_width_next
Program to configure the device widths.
[7:6] Reserved_3
Unused bits
[5:4] Reserved_2
Unused bits
[3] Reserved_1
Unused bits
[2:0] memory_type_next
Program to configure the attached memory type
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.