3.3.64 feature_config

Control register for DMC features.

The feature_config register characteristics are:
Usage constraints
Can be read from when in ALL states. Can be written to when in CONFIG or LOW-POWER states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x130
Type
Read-write
Reset
0x000000F0
Width
32
The following figure shows the bit assignments.
Figure 3-64 feature_config register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:11] Reserved_1
Unused bits
[10] mi_clk_gate_disable
Disable clock gating for the memory interface.
[9] dcb_clk_gate_disable
Disable clock gating for the main DMC queue.
[8] si_clk_gate_disable
Disable clock gating for the system interface.
[7] parity_mask
Program to include a[17] in parity calculation.
[6] pmu_enable
Enable performance monitoring unit outputs.
[5] clk_gate_en
Enable clock gating for DMC.
[4] rmw_enable
Enable read-modify-write operations. Must be enabled if Write DBI or ECC is enabled.
[3] uncorrected_retry
Program to enable or disable retry of ECC-uncorrectable data operations.
[2] corrected_writeback
Program to enable or disable write-back of ECC-corrected data.
[1:0] ecc_enable
Program to enable or disable ECC functionality.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.