3.3.84 scrub_address_max1_next

Configures the address space control for the scrub engine channel.

The scrub_address_max1_next register characteristics are:
Usage constraints
Can be read from when in ALL states. Can be written to when in ALL states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x188
Type
Read-write
Reset
0x00000000
Width
32
The following figure shows the bit assignments.
Figure 3-84 scrub_address_max1_next register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:0] scrub_address_max1_next
Program to set the ending address for the scrub engine. When scrub_addr_mode1 is set to physical_address this register specifies logical rank [24:22], physical bank [21:18] and physical row address [17:0] directly. When scrub_addr_mode1 is set to system_address this register specifies the address in the same address format used by incoming system transactions.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.