3.3.106 scrub_control_next

Scrub engine channel control register.

The scrub_control_next register characteristics are:
Usage constraints
Can be read from when in ALL states. Can be written to when in ALL states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x1FC
Type
Read-write
Reset
0x00001F00
Width
32
The following figure shows the bit assignments.
Figure 3-106 scrub_control_next register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:15] Reserved_2
Unused bits
[14:8] outstanding_scrub_request_limit_next
Configures the maximum number of oustanding scrub requests across all scrub programs The supported range for this bitfield is 1-127.
[7:3] Reserved_1
Unused bits
[2:0] escalation_prescalar_scrub_next
Configures escalation prescalar period for use across all scrub programs
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.