3.3.107 t_refi_next

Configures the refresh interval timing parameter. It must be programmed to the device average all-bank AUTOREFRESH interval, divided by 8.

The t_refi_next register characteristics are:
Usage constraints
Can be read from when in ALL states. Can be written to when in ALL states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x200
Type
Read-write
Reset
0x00090100
Width
32
The following figure shows the bit assignments.
Figure 3-107 t_refi_next register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:21] Reserved_3
Unused bits
[20:16] Reserved_2
Unused bits
[15:11] Reserved_1
Unused bits
[10:0] t_refi_next
t_refi_next bitfield. The supported range for this bitfield is 63-2047.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.