3.3.127 t_esr_next

Configures the enter self-refresh timing parameter. This parameter is applied between issue of an enter self-refresh request and subsequent commands to the same rank.

The t_esr_next register characteristics are:
Usage constraints
Can be read from when in ALL states. Can be written to when in ALL states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x260
Type
Read-write
Reset
0x0000000E
Width
32
The following figure shows the bit assignments.
Figure 3-127 t_esr_next register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:8] Reserved_1
Unused bits
[7:0] t_esr_next
t_esr_next bitfield. The supported range for this bitfield is 1-255.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.