3.3.171 ram_ecc_errc_int_info_31_00

Shows information relating to the interrupt

The ram_ecc_errc_int_info_31_00 register characteristics are:
Usage constraints
Can be read from when in ALL states. Cannot be changed.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x518
Type
Read-only
Reset
0x00000000
Width
32
The following figure shows the bit assignments.
Figure 3-171 ram_ecc_errc_int_info_31_00 register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:29] ram_ecc_errc_int_info_rank
Rank.
[28:11] ram_ecc_errc_int_info_row
Row.
[10:1] ram_ecc_errc_int_info_column
Column.
[0] ram_ecc_errc_int_info_30_00_valid
Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. 1 indicates it is valid and that no overflow has occurred.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.