3.3.174 ram_ecc_errd_int_info_63_32

Shows information relating to the interrupt

The ram_ecc_errd_int_info_63_32 register characteristics are:
Usage constraints
Can be read from when in ALL states. Cannot be changed.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x524
Type
Read-only
Reset
0x00000000
Width
32
The following figure shows the bit assignments.
Figure 3-174 ram_ecc_errd_int_info_63_32 register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31] ram_ecc_errd_int_info_61_31_valid
Indicates if an overflow (single interrupt overflow, or multiple interrupt overflow) has occurred and whether the interrupt information is valid. One indicates it is valid and that no overflow has occurred.
[30:11] Reserved_1
Unused bits
[10:4] ram_ecc_errd_int_info_dbid
Data Buffer ID.
[3:0] ram_ecc_errd_int_info_bank
Bank.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.