3.3.187 integ_cfg

Integration test register to enable integration test mode.

The integ_cfg register characteristics are:
Usage constraints
Can be read from when in ALL states. Can be written to when in CONFIG or LOW-POWER states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0xE00
Type
Read-write
Reset
0x00000000
Width
32
The following figure shows the bit assignments.
Figure 3-187 integ_cfg register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:1] Reserved_1
Unused bits
[0] integ_test_en
integ_test_en bitfield. The supported range for this bitfield is 0-1.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.