3.3.193 turnaround_control_now

Configures the settings for arbitration between read and write and rank to rank traffic on the DRAM bus.

The turnaround_control_now register characteristics are:
Usage constraints
Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, LOW-POWER or PAUSED states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x1028
Type
Read-only
Reset
0x0F0F0F0F
Width
32
The following figure shows the bit assignments.
Figure 3-193 turnaround_control_now register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:30] turnaround_prescalar_now
Turnaround counter prescaler.
[29:28] Reserved_4
Unused bits
[27:24] turnaround_limit_hh_now
Program the number of turnaround prescaler periods to wait between arbitrating a turnaround in the presence of HIGH-HIGH class requests. The supported range for this bitfield is 0-15.
[23:20] Reserved_3
Unused bits
[19:16] turnaround_limit_h_now
Program the number of turnaround prescaler periods to wait between arbitrating a turnaround in the presence of HIGH class requests. The supported range for this bitfield is 0-15.
[15:12] Reserved_2
Unused bits
[11:8] turnaround_limit_m_now
Program the number of turnaround prescaler periods to wait between arbitrating a turnaround in the presence of MEDIUM class requests. The supported range for this bitfield is 0-15.
[7:4] Reserved_1
Unused bits
[3:0] turnaround_limit_l_now
Program the number of turnaround prescaler periods to wait between arbitrating a turnaround in the presence of LOW class requests. The supported range for this bitfield is 0-15.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.