3.3.241 dci_replay_type_now

Configures the behavior of the DMC if a DRAM or PHY error is received when executing a direct command.

The dci_replay_type_now register characteristics are:
Usage constraints
Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG, PAUSED or READY states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x1110
Type
Read-only
Reset
0x00000002
Width
32
The following figure shows the bit assignments.
Figure 3-241 dci_replay_type_now register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:2] Reserved_1
Unused bits
[1:0] dci_replay_type_now
dci_replay_type_now bitfield.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.