3.3.242 refresh_control_now

Configures the type of refresh commands issued by the DMC.

The refresh_control_now register characteristics are:
Usage constraints
Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or PAUSED states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x1120
Type
Read-only
Reset
0x00000000
Width
32
The following figure shows the bit assignments.
Figure 3-242 refresh_control_now register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:6] Reserved_2
Unused bits
[5:4] refresh_granularity_now
Configures the refresh rate mode of the DMC. You must program this to match the mode of the DRAM. All DRAMs requiring refresh must use the same refresh rate.
[3:0] Reserved_1
Unused bits
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.