3.3.247 scrub_control1_now

Scrub engine channel control register.

The scrub_control1_now register characteristics are:
Usage constraints
Can be read from when in ALL states. Cannot be written to and only updated when in CONFIG or LOW-POWER states.
Configurations
There is only one DMC configuration.
Attributes
Offset
0x1180
Type
Read-only
Reset
0x1F000000
Width
32
The following figure shows the bit assignments.
Figure 3-247 scrub_control1_now register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following shows the bit assignments.
[31:29] Reserved_6
Unused bits
[28:24] outstanding_request_limit_scrub1_now
Configures the maximum number of oustanding scrub requests for scrub program 1 The supported range for this bitfield is 8-31.
[23:20] Reserved_5
Unused bits
[19:16] escalation_count_scrub1_now
Configures number of escalation prescalar periods before incrementing priority for scrub operations (0 disables this feature)
[15:14] Reserved_4
Unused bits
[13] stop_on_page1_now
Configures stop_on_page of scrub operations, scrub program will pause when reach page address if set
[12:9] qos_for_scrub1_now
Configures QoS value of scrub operations
[8:7] Reserved_3
Unused bits
[6] completion_interrupt1_now
Configures whether to emit an event when the sequence completes
[5:4] Reserved_2
Unused bits
[3] scrub_addr_mode1_now
Configures scrub address mode
[2] Reserved_1
Unused bits
[1:0] trigger1_now
Controls the trigger event associated with the channel operation.
Non-ConfidentialPDF file icon PDF versionARM 100000_0001_00_en
Copyright © 2014 ARM. All rights reserved.