3.3.15 Count Control Registers

These registers enable or disable the event counters.

Usage constraints
There are no usage constraints.
Configurations
Available in all CCI-500 configurations.
One register exists per counter.
Attributes
See Table 1.
The following figure shows the bit assignments.
Figure 3-13 ecnt_ctrl register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the bit assignments.

Table 3-16 ecnt_ctrl register bit assignments

Bits
Name
Function
[31:1]
Reserved
-
[0]
counter_enable
Counter enable:
0Counter disabled.
1Counter enabled.
Non-ConfidentialPDF file icon PDF versionARM 100023_0001_00_en
Copyright © 2014, 2015 ARM. All rights reserved.