1.1 About the CoreLink CCI-500 Cache Coherent Interconnect

The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.

Hardware-managed coherency can improve system performance and reduce system power by sharing on-chip data. Managing coherency in hardware has the following benefits:
The CCI-500 is a configurable interconnect that supports connectivity of:

Note

The CCI-500 permits combinations of ACE and ACE-Lite masters, up to a maximum total of seven masters.
The CCI-500 AXI4 master interfaces provide connection to memory and peripheral address space.
Non-ConfidentialPDF file icon PDF versionARM 100023_0001_00_en
Copyright © 2014, 2015 ARM. All rights reserved.