A.7.2 Write data channel signals

Write data channel signals carry the write data from the master to the slave, and include the data bus and a byte lane strobe signal.

The following table shows the write data channel signals.

Table A-8 Write data channel signals

Signal
Direction
Description
WDATASx[127:0]
Input
Write data.
WSTRBSx[15:0]
Input
Write byte-lane strobes.
WLASTSx
Input
Write last. This signal indicates the last transfer in a write burst.
WUSERSx[n:0]
Input
The specified extension to the W payload.
WCHECKSUMSx[n:0]
Input
An optional extension to the W payload that can transmit checksum or parity information for the data. You can configure the width of this signal.
WVALIDSx
Input
Write data is valid.
WREADYSx
Output
Write data is ready.
Non-ConfidentialPDF file icon PDF versionARM 100023_0001_00_en
Copyright © 2014, 2015 ARM. All rights reserved.