A.8.2 Write data channel signals

Write data channel signals carry the write data from the master to the slave, and include the data bus and a byte lane strobe signal.

The following table shows the write data channel signals where y represents the master interface number.

Table A-17 Write data channel signals

Signal
Direction
Description
WIDMy[n:0]
Output
Write ID tag. Included to help connection to AXI3 slave interfaces.
WDATAMy[127:0]
Output
Write data.
WSTRBMy[15:0]
Output
Write strobes.
WLASTMy
Output
Write last.
WUSERMy[n:0]
Output
User signal.
WCHECKSUMMy[n:0]
Output
An optional extension to the W payload that you can use to transmit checksum or parity information for the data. You can configure the width of this signal.
WVALIDMy
Output
Write valid.
WREADYMy
Input
Write ready.
Non-ConfidentialPDF file icon PDF versionARM 100023_0001_00_en
Copyright © 2014, 2015 ARM. All rights reserved.