2.3 Addressing capabilities

This section describes CCN-502 addressing capabilities.

The CCN-502 includes a 44-bit physical address capability on several interfaces. However, this capability exists primarily to enable DVM messages compliant with ARMv8-A TLB maintenance operations and to support potential address-space expansion in other members of the Cache Coherent Network product line. An SoC designer using the CCN-502 is not expected to make use of more than 40 bits of the physical address space.

Non-ConfidentialPDF file icon PDF versionARM 100052_0001_00_en
Copyright © 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved.