A.3 Clock management signals

The following table shows the clock management Q-Channel signals.

Table A-6 Clock management Q-Channel signals

Signal Type Description Connection information
QACTIVE_CLKCTL Output Indication that the CCN-502 is active and that the External Clock Controller (ExtCC) must not make a request for the CCN-502 to prepare to stop the clocks. Connect to external clock controller
QREQn_CLKCTL Input Request from the ExtCC for the CCN-502 to prepare to stop the clocks Connect to external clock controller or tie HIGH if unused
QACCEPTn_CLKCTL Output Positive acknowledgment after receiving QREQn assertion indicating that the CCN-502 has completed preparation to stop the clocks and that the ExtCC can stop the clocks Connect to external clock controller
QDENY_CLKCTL Output Negative acknowledgment after receiving QREQn assertion indicating that the CCN-502 has refused the request from the ExtCC to prepare to stop the clocks
Non-ConfidentialPDF file icon PDF versionARM 100052_0001_00_en
Copyright © 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved.