Non-Confidential | PDF version | ARM 100069_0608_00_en | ||
| ||||
Home > Floating-point Instructions (32-bit) > VFMA, VFMS, VFNMA, VFNMS (floating-point) |
Fused floating-point multiply accumulate and fused floating-point multiply subtract, with optional negation.
VF
{N
}
{op
}cond
.F64
{
}, Dd
, Dn
Dm
VF
{N
}
{op
}cond
.F32
{
}, Sd
, Sn
Sm
where:
op
is one of MA
or MS
.
N
negates the final result.
cond
is an optional condition code.
Sd
, Sn
, Sm
are the single-precision registers for the result and operands.
Dd
, Dn
, Dm
are the double-precision registers for the result and operands.
VFMA
multiplies the values in the operand
registers, adds the value in the destination register, and places the final result in the
destination register. The result of the multiply is not rounded before the accumulation.
VFMS
multiplies the values in the operand
registers, subtracts the product from the value in the destination register, and places the
final result in the destination register. The result of the multiply is not rounded before
the subtraction.
In each case, the final result is negated if the N
option is used.
These instructions can produce Input Denormal, Invalid Operation, Overflow, Underflow, or Inexact exceptions.