Non-Confidential | PDF version | ARM 100069_0608_00_en | ||

| ||||

Home > Advanced SIMD Instructions (32-bit) > VSLI |

Vector Shift Left and Insert.

`VSLI`

{

}.`cond`

{`size`

}, `Qd`

,
#`Qm`

`imm`

`VSLI`

{

}.`cond`

{`size`

}, `Dd`

,
#`Dm`

`imm`

where:

`cond`

is an optional condition code.

`size`

must be one of

`8`

,`16`

,`32`

, or`64`

.`Qd`

,`Qm`

are the destination vector and the operand vector, for a quadword operation.

`Dd`

,`Dm`

are the destination vector and the operand vector, for a doubleword operation.

`imm`

is the immediate value specifying the size of the shift, in the range 0 to (

– 1).`size`

`VSLI`

takes each element in a vector, left shifts them by an immediate
value, and inserts the results in the destination vector. Bits shifted out of the left of
each element are lost. The following figure shows the operation of `VSLI`

with two elements and a shift value of one. The least significant bit in each element in the
destination vector is unchanged.