| Non-Confidential |  PDF version | ARM 100069_0608_00_en | ||
| ||||
| Home > Advanced SIMD Instructions (32-bit) > VSUBHN | ||||
| Non-Confidential | PDF version | ARM 100069_0608_00_en | ||
| ||||
| Home > Advanced SIMD Instructions (32-bit) > VSUBHN | ||||
Vector Subtract and Narrow, selecting High half.
VSUBHN{conddatatypeDdQnQm
where:
condis an optional condition code.
datatypemust be one of I16, I32,
or I64.
Dd, Qn, Qmare the destination vector, the first operand vector, and the second operand vector.
VSUBHN subtracts the elements of one quadword vector from the
corresponding elements of another quadword vector, selects the most significant halves of
the results, and places the final results in the destination doubleword vector. Results are
truncated.
| Non-Confidential | PDF version | ARM 100069_0608_00_en |
| Copyright © 2014–2017 ARM Limited or its affiliates. All rights reserved. |
| Home > Advanced SIMD Instructions (32-bit) > VSUBHN |