|Non-Confidential||PDF version||ARM 100069_0608_00_en|
|Home > Overview of AArch64 state > Conditional execution in AArch64 state|
In AArch64 state, the NZCV register holds copies of the N, Z, C, and V condition flags. The processor uses them to determine whether or not to execute conditional instructions. The NZCV register contains the flags in bits[31:28].
The condition flags are accessible in all exception levels,
A64 makes less use of conditionality than A32. For example, in A64: