14.68 VMOV (between an ARM register and an Advanced SIMD scalar)

Transfer contents between an ARM register and an Advanced SIMD scalar.

Syntax

VMOV{cond}{.size} Dn[x], Rd

VMOV{cond}{.datatype} Rd, Dn[x]

where:

cond

is an optional condition code.

size

the data size. Can be 8, 16, or 32. If omitted, size is 32.

datatype

the data type. Can be U8, S8, U16, S16, or 32. If omitted, datatype is 32.

Dn[x]

is the Advanced SIMD scalar.

Rd

is the ARM register. Rd must not be PC.

Operation

VMOV Dn[x], Rd transfers the contents of the least significant byte, halfword, or word of Rd into Dn[x].

VMOV Rd, Dn[x] transfers the contents of Dn[x] into the least significant byte, halfword, or word of Rd. The remaining bits of Rd are either zero or sign extended.

Non-ConfidentialPDF file icon PDF versionARM 100069_0608_00_en
Copyright © 2014–2017 ARM Limited or its affiliates. All rights reserved.