|Non-Confidential||PDF version||ARM 100069_0608_00_en|
|Home > Floating-point Programming > Architecture support for floating-point|
Floating-point is an optional extension to the ARM architecture. There are versions that provide additional instructions.
The floating-point instruction set supported in A32 is based on VFPv4, but with the addition of some new instructions, including the following:
In AArch32 state, the register bank consists of thirty-two 64-bit registers, and smaller registers are packed into larger ones, as in ARMv7 and earlier.
In AArch64 state, the register bank includes thirty-two 128-bit registers and has a new register packing model.
Floating point instructions in A64 are closely based on VFPv4 and A32, but with new instruction mnemonics and some functional enhancements.