20.84 FNEG (vector)

Floating-point Negate (vector).

Syntax

FNEG Vd.T, Vn.T ; Half-precision

FNEG Vd.T, Vn.T ; Single-precision and double-precision

Where:

T

For the half-precision variant: is an arrangement specifier:

Half-precision
Can be one of 4H or 8H.
Single-precision and double-precision
Can be one of 2S, 4S or 2D.
Vd
Is the name of the SIMD and FP destination register.
Vn
Is the name of the SIMD and FP source register.

Architectures supported (vector)

Supported in ARMv8.2 and later.

Usage

Floating-point Negate (vector). This instruction negates the value of each vector element in the source SIMD and FP register, writes the result to a vector, and writes the vector to the destination SIMD and FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Non-ConfidentialPDF file icon PDF versionARM 100069_0608_00_en
Copyright © 2014–2017 ARM Limited or its affiliates. All rights reserved.