## 20.105 LD2 (vector, single structure)

Load single 2-element structure to one lane of two registers.

### Syntax

``` LD2 { Vt.B, Vt2.B }[index], [Xn|SP] ; 8-bit ```

``` LD2 { Vt.H, Vt2.H }[index], [Xn|SP] ; 16-bit ```

``` LD2 { Vt.S, Vt2.S }[index], [Xn|SP] ; 32-bit ```

``` LD2 { Vt.D, Vt2.D }[index], [Xn|SP] ; 64-bit ```

``` LD2 { Vt.B, Vt2.B }[index], [Xn|SP], #2 ; 8-bit, immediate offset, Post-index ```

``` LD2 { Vt.B, Vt2.B }[index], [Xn|SP], Xm ; 8-bit, register offset, Post-index ```

``` LD2 { Vt.H, Vt2.H }[index], [Xn|SP], #4 ; 16-bit, immediate offset, Post-index ```

``` LD2 { Vt.H, Vt2.H }[index], [Xn|SP], Xm ; 16-bit, register offset, Post-index ```

``` LD2 { Vt.S, Vt2.S }[index], [Xn|SP], #8 ; 32-bit, immediate offset ```

``` LD2 { Vt.S, Vt2.S }[index], [Xn|SP], Xm ; 32-bit, register offset ```

``` LD2 { Vt.D, Vt2.D }[index], [Xn|SP], #16 ; 64-bit, immediate offset ```

``` LD2 { Vt.D, Vt2.D }[index], [Xn|SP], Xm ; 64-bit, register offset ```

Where:

`Vt`
Is the name of the first or only SIMD and FP register to be transferred.
`Vt2`
Is the name of the second SIMD and FP register to be transferred.
`index`

The value depends on the instruction variant:

8-bit
Is the element index, in the range 0 to 15.
16-bit
Is the element index, in the range 0 to 7.
32-bit
Is the element index, in the range 0 to 3.
64-bit
Is the element index, and can be either 0 or 1.
`Xn|SP`
Is the 64-bit name of the general-purpose base register or stack pointer.
`Xm`
Is the 64-bit name of the general-purpose post-index register, excluding XZR.

## Usage

Load single 2-element structure to one lane of two registers. This instruction loads a 2-element structure from memory and writes the result to the corresponding elements of the two SIMD and FP registers without affecting the other bits of the registers.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

 Non-Confidential PDF version ARM 100069_0608_00_en Copyright © 2014–2017 ARM Limited or its affiliates. All rights reserved.