20.108 LD3 (vector, single structure)

Load single 3-element structure to one lane of three registers).

Syntax

``` LD3 { Vt.B, Vt2.B, Vt3.B }[index], [Xn|SP] ; 8-bit ```

``` LD3 { Vt.H, Vt2.H, Vt3.H }[index], [Xn|SP] ; 16-bit ```

``` LD3 { Vt.S, Vt2.S, Vt3.S }[index], [Xn|SP] ; 32-bit ```

``` LD3 { Vt.D, Vt2.D, Vt3.D }[index], [Xn|SP] ; 64-bit ```

``` LD3 { Vt.B, Vt2.B, Vt3.B }[index], [Xn|SP], #3 ; 8-bit, immediate offset, Post-index ```

``` LD3 { Vt.B, Vt2.B, Vt3.B }[index], [Xn|SP], Xm ; 8-bit, register offset, Post-index ```

``` LD3 { Vt.H, Vt2.H, Vt3.H }[index], [Xn|SP], #6 ; 16-bit, immediate offset, Post-index ```

``` LD3 { Vt.H, Vt2.H, Vt3.H }[index], [Xn|SP], Xm ; 16-bit, register offset, Post-index ```

``` LD3 { Vt.S, Vt2.S, Vt3.S }[index], [Xn|SP], #12 ; 32-bit, immediate offset ```

``` LD3 { Vt.S, Vt2.S, Vt3.S }[index], [Xn|SP], Xm ; 32-bit, register offset ```

``` LD3 { Vt.D, Vt2.D, Vt3.D }[index], [Xn|SP], #24 ; 64-bit, immediate offset ```

``` LD3 { Vt.D, Vt2.D, Vt3.D }[index], [Xn|SP], Xm ; 64-bit, register offset ```

Where:

`Vt`
Is the name of the first or only SIMD and FP register to be transferred.
`Vt2`
Is the name of the second SIMD and FP register to be transferred.
`Vt3`
Is the name of the third SIMD and FP register to be transferred.
`index`

The value depends on the instruction variant:

8-bit
Is the element index, in the range 0 to 15.
16-bit
Is the element index, in the range 0 to 7.
32-bit
Is the element index, in the range 0 to 3.
64-bit
Is the element index, and can be either 0 or 1.
`Xn|SP`
Is the 64-bit name of the general-purpose base register or stack pointer.
`Xm`
Is the 64-bit name of the general-purpose post-index register, excluding XZR.

Usage

Load single 3-element structure to one lane of three registers). This instruction loads a 3-element structure from memory and writes the result to the corresponding elements of the three SIMD and FP registers without affecting the other bits of the registers.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.