ARM Compiler armasm User Guide : 20.162 SMIN (vector)

20.162 SMIN (vector)

Signed Minimum (vector).

Syntax

SMIN Vd.T, Vn.T, Vm.T

Where:

Vd: Is the name of the SIMD and FP destination register.
T: Is an arrangement specifier, and can be one of 8B, 16B, 4H, 8H, 2S or 4S.
Vn: Is the name of the first SIMD and FP source register.
Vm: Is the name of the second SIMD and FP source register.

Usage

Signed Minimum (vector). This instruction compares corresponding elements in the vectors in the two source SIMD and FP registers, places the smaller of each of the two signed integer values into a vector, and writes the vector to the destination SIMD and FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Related reference

20.1 A64 SIMD Vector instructions in alphabetical order

Non-Confidential	PDF version	ARM 100069_0608_00_en
Copyright © 2014–2017 ARM Limited or its affiliates. All rights reserved.