18.25 FMADD

Floating-point fused Multiply-Add (scalar).

Syntax

FMADD Hd, Hn, Hm, Ha ; Half-precision

FMADD Sd, Sn, Sm, Sa ; Single-precision

FMADD Dd, Dn, Dm, Da ; Double-precision

Where:

Hd
Is the 16-bit name of the SIMD and FP destination register.
Hn
Is the 16-bit name of the first SIMD and FP source register holding the multiplicand.
Hm
Is the 16-bit name of the second SIMD and FP source register holding the multiplier.
Ha
Is the 16-bit name of the third SIMD and FP source register holding the addend.
Sd
Is the 32-bit name of the SIMD and FP destination register.
Sn
Is the 32-bit name of the first SIMD and FP source register holding the multiplicand.
Sm
Is the 32-bit name of the second SIMD and FP source register holding the multiplier.
Sa
Is the 32-bit name of the third SIMD and FP source register holding the addend.
Dd
Is the 64-bit name of the SIMD and FP destination register.
Dn
Is the 64-bit name of the first SIMD and FP source register holding the multiplicand.
Dm
Is the 64-bit name of the second SIMD and FP source register holding the multiplier.
Da
Is the 64-bit name of the third SIMD and FP source register holding the addend.

Operation

Floating-point fused Multiply-Add (scalar). This instruction multiplies the values of the first two SIMD and FP source registers, adds the product to the value of the third SIMD and FP source register, and writes the result to the SIMD and FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps in the ARM Architecture Reference Manual ARMv8, for ARMv8-A architecture profile.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Vd = Va + Vn*Vm.

Non-ConfidentialPDF file icon PDF versionARM 100069_0608_00_en
Copyright © 2014–2017 ARM Limited or its affiliates. All rights reserved.