|Non-Confidential||PDF version||ARM 100095_0002_03_en|
|Home > Level 2 Memory System > External coherent interfaces > L2 Auxiliary Control Register settings|
Evict and WriteEvict transactions indicate that a shareable cache line has been evicted from the master's local caches. The downstream snoop filter can use this information to update its directory to indicate that the issuing master no longer contains a copy of the cache line.
If the Cortex-A72 processor is implemented in an ACE-based system that does not contain a snoop filter, enabling WriteUnique and WriteLineUnique transactions might provide a small increase in system performance. To enable WriteUnique and WriteLineUnique transactions, clear L2ACTLR_EL1. The reset value of L2ACTLR is 1.