2.2.6 PMU interface

The processor implements Performance Monitors and provides an interrupt output and an event interface for each core.

Related information
Chapter 11 Performance Monitor Unit
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.