2.2.7 Generic Timer interface

The processor has a global timer input and each core has four timer interrupt outputs.

Related information
Chapter 9 Generic Timer
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.