4.3.29 Virtualization Multiprocessor ID Register, EL2

The VMPIDR_EL2 characteristics are:
Purpose
Holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR_EL1.
Usage constraints
The accessibility of the VMPIDR_EL2 by Exception level is:
EL0 EL1(NS) EL1(S) EL2 EL3(SCR.NS = 1) EL3(SCR.NS = 0)
- - - RW RW RW
Configurations
The VMPIDR_EL2 is Architecturally mapped to the Non-secure AArch32 VMPIDR register.
Attributes
See the register summary in Table 4-13 AArch64 virtualization registers.
The following figure shows the VMPIDR_EL2 bit assignments.
Figure 4-27 VMPIDR_EL2 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the VMPIDR_EL2 bit assignments.

Table 4-43 VMPIDR_EL2 bit assignments

Bits Name Function
[63:32] - Reserved, RES0.
[31:0] VMPIDR_EL2 MPIDR value returned by Non-secure EL1 reads of the MPIDR_EL1. For information on the subdivision of this value, see 4.5.3 Multiprocessor Affinity Register.
To access the VMPIDR_EL2 in AArch64 state, read or write the register with:
MRS <Xt>, VMPIDR_EL1; Read Virtualization Multiprocessor ID Register
MSR VMPIDR_EL1, <Xt>; Write Virtualization Multiprocessor ID Register
Related information
4.5.4 Virtualization Multiprocessor ID Register
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.