4.3.48 Auxiliary Fault Status Register 0, EL1 and EL3

The processor implements AFSR0_EL1, AFSR0_EL3, and ADFSR as RES0.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.