4.3.49 Auxiliary Fault Status Register 1, EL1 and EL3

The processor implements AFSR1_EL1, AFSR1_EL3, and AIFSR as RES0.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.