4.4.4 c3 registers

The following table shows the System registers when CRn is c3 and the processor is in AArch32 state.

Table 4-87 c3 register summary

op1 CRm op2 Name Type Reset Description
0 c0 0 DACR RW UNK Domain Access Control Register, see the ARM® Architecture Reference Manual ARMv8
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.