4.4.11 c10 registers

The following table shows the System registers when CRn is c10 and the processor is in AArch32 state.

Table 4-94 c10 register summary

op1 CRm op2 Name Type Reset Description
0 c2 0 PRRR RW 0x00098AA4 4.5.19 Primary Region Remap Register.
  0 MAIR0 RW UNK 4.5.20  Memory Attribute Indirection Register 0.
  1 NMRR RW 0x44E048E0 4.5.21 Normal Memory Remap Register..
  1 MAIR1 RW UNK 4.5.22  Memory Attribute Indirection Register 1.
  c3 0 AMAIR0 RW UNK Auxiliary Memory Attribute Indirection Register 0. See 4.3.56 Auxiliary Memory Attribute Indirection Register, EL1 and EL3.
  1 AMAIR1 RW UNK Auxiliary Memory Attribute Indirection Register 1. See 4.3.56 Auxiliary Memory Attribute Indirection Register, EL1 and EL3.
4 c2 0 HMAIR0 RW UNK Hyp Memory Attribute Indirection Register 0, See 4.3.57 Auxiliary Memory Attribute Indirection Register, EL2.
  1 HMAIR1 RW UNK Hyp Memory Attribute Indirection Register 1, See 4.3.57 Auxiliary Memory Attribute Indirection Register, EL2.
  c3 0 HAMAIR0 RW UNK Hyp Auxiliary Memory Attribute Indirection Register 0. See 4.3.57 Auxiliary Memory Attribute Indirection Register, EL2.
  1 HAMAIR1 RW UNK Hyp Auxiliary Memory Attribute Indirection Register 1. See 4.3.57 Auxiliary Memory Attribute Indirection Register, EL2.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.