5.7 External aborts

External memory errors are defined as those that occur in the memory system rather than those that the MMU detects.

External memory errors are extremely rare. External errors are caused by errors flagged by the AXI interfaces or generated because of an uncorrected ECC error in the L1 data cache or L2 cache arrays when the request is external to the Cortex-A72 MPCore processor. You can configure external aborts to trap to Monitor mode by setting the EA bit in the Secure Configuration Register to 1.
This section contains the following subsections:
Related information
4.5.7 Secure Configuration Register
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.