6.3.1 Instruction cache disabled behavior

The SCTLR.I bit enables or disables the L1 instruction cache. If the I bit is disabled, fetches cannot access any of the instruction cache arrays. An exception to this rule is the instruction cache system operations. If the instruction cache is disabled, the instruction cache maintenance operations can still execute normally.
Related information
4.5.5 System Control Register
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.