8.2.3 Interrupt priority levels

The processor implements a 5-bit version of the interrupt priority field, so it can support 32 interrupt priority levels in Secure state.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.