10.8.3 External Debug Integration Output Control Register

The EDITOCTRL characteristics are:
Purpose
Controls signal outputs when EDITCTRL.IME is set.
Usage constraints
Accessible through the internal memory-mapped interface and the external debug interface. The access conditions are:
Off DLK OSLK EDAD SLK Default
Error Error Error - WI WO
Table 11-1 External register access conditions describes the access conditions.
Configurations
EDITOCTRL is in the Core power domain.
Attributes
See 10.7 Memory-mapped register summary.
The following figure shows the EDITOCTRL bit assignments.
Figure 10-9 EDITOCTRL bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the EDITOCTRL bit assignments.

Table 10-13 EDITOCTRL bit assignments

Bits Name Function
[31:3] - Reserved, RES0.
[2] nPMUIRQ Controls the nPMUIRQ output. When this bit is set to 1, the corresponding nPMUIRQ signal goes LOW. The reset value is 0.
[1] CTI PMUIRQ Controls the internal signal equivalent to PMUIRQ that goes from the PMU to the CTI. The reset value is 0.
[0] CTI DBGTRIGGER Controls the internal signal equivalent to DBGTRIGGER that goes from the Debug unit to the CTI. The reset value is 0.
Related information
10.8.5 External Debug Integration Mode Control Register
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.